Otto Hahn Ring6,8000 Munich 83, FRG Implementation of very thin capacitor electrodes and of a new multilayer dielectric has been rcalized in a Stacked-Trench-Capacitor Cell with 64I\dbit-DRAM feature sizes. Cell capacitances in the range of 35fF are obtained at a trench depth of 5pm. The cell exhibits a relatively flat topolog)r and good device characteristics like low leakage currents and c-particle sensitivity due to the electrical isolation of the capacitor from the substrate. Key features of the technolog5r, device parnmeters, and memory array performance will be discussed. Power supply 3.3V (Vbb:-1V internal) Chip size 9.3*L9.7:1-83mm2 Table 1 . Target parameters of 64Mbit-DRAM pitch (1.0/1-.1pm) were processed for electrical characterization using g-line lithography, Na:0.55, and high contrast resist. The size of the trench (0.6*0.5pm) corresponds to the final 64Mbit cell. The cell is located in a 2pm deep p-well with a doping concentration of 2EL7cm-3 at the surface. Compared to oru L6Mbit-processs) shallow trench isolation, Tisi2-bitline with self aligned contacts, and STT capacitor formation is introduced. The key steps for the capacitor fabrication are: after trench side wall is oxidized, the oxide at the contact region is removed isotropically and self aligned to the trench corner at a depth of 0.5p,m with a contact mask. This is followed by CVD-poly-Si deposition for the storage node, anisotropic etch back, capacitor dielectric growth, and poly Si deposition for the cell plate.
1-.INTRODUCTION
VI-SI-DRAMs rely on cell approaches that enlarge the effective area of the storage capacitor at small cell sizes. A variety of cells are known which are modifications of basically two main concepts, the Trench-Capacitor-Cell and the Stacked-Capacitor-Cell. The former, being electrically similar to a planar cell, was established as a widely used concept in 4l\dbit products. The latter seems to gain more attention in the 16 and 64Mbit geueration, especially with enhancements like fin1)z) or cylinder3) structures.
We have been comparing the two basic approaches since the 4Mbit generation4) and have now investigated on the 64Mbit level a merged concept ss6fining the advantage of trench i.e. good planarity and large area with the superior electrical behavior of the stacked capacitor. It will be shown that a capacitor in a trench featuring two poly-Si electrodes which are isolated from the substrate is very well suited to meet 64Mbit requirements. This cell type is highly compatible with our 16Mbit-DRAM approach. More details about the 5nm oNo-dielectric are published elsewhere 6). Technical Digest, p.592 (1938) 2) T. Kisu et al., Extended Abstracts 20th SSDM, p.581 (19gg) 3) W.Wakamiya et al., VI,SI Symposium, Digest of Tech.Papers,p.69 (1989) 4 
